



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/931,574	08/16/2001	Rodrigo Cordero	S1022/8733	2206
23628	7590 06/06/2005		EXAMINER	
WOLF GREENFIELD & SACKS, PC			MANOSKEY, JOSEPH D	
FEDERAL RESERVE PLAZA 600 ATLANTIC AVENUE BOSTON, MA 02210-2211			ART UNIT	PAPER NUMBER
			2113	
			DATE MAILED: 06/06/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>}</b>	Application No.	Applicant(s)				
1	09/931,574	CORDERO, RODRIGO				
Office Action Summary	Examiner	Art Unit				
	Joseph D. Manoskey	2113				
The MAILING DATE of this communication a		e correspondence address				
Period for Reply	DI VIS SET TO EVDIDE 2 MONT	H(S) EDOM				
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a re  - If NO period for reply is specified above, the maximum statutory perion  - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be eply within the statutory minimum of thirty (30) and will apply and will expire SIX (6) MONTHS foute, cause the application to become ABANDO	days will be considered timely. rom the mailing date of this communication. DNED (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>21</u>	<u>March 2005</u> .					
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This action is non-final.						
3) Since this application is in condition for allow	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1 and 5-12</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1 and 5-12</u> is/are rejected.						
7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.						
o) Claim(3) are subject to restriction and	ror election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>26 December 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
<u> </u>	an ngarity under 35 U.S.C. & 110	)(a) (d) or (f)				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bure						
* See the attached detailed Office action for a li	st of the certified copies not rece	ived.				
Attachment(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152)						
Paper No(s)/Mail Date	6) Other:	,, , , , , , , , , , , , , , , , , , , ,				
U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)  Office	Action Summary	Part of Paper No./Mail Date 20050602				

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claim 12 is rejected under 35 U.S.C. 102(b) as being anticipated by Higuchi et al., Japanese Patent JP 04292018 A, hereinafter referred to as "Higuchi".
- 3. An English abstract and a full English translation were provided along with JP 04292018 A in previous Office Actions, references to these three documents will be collectively referred to as "Higuchi".
- 4. Referring to claim 12, Higuchi teaches a circuit that provides the method of checking an inputted bits stream for errors using a CRC function (See abstract). An input stage receives the incoming bit stream. A plurality flip-flops form a register that receive a plurality of input signal that are can select to receive the input signal and generate a plurality of feedback signals (See Fig. 1 and 2). Higuchi also discloses the being able to connect the feedback signal to the input stage to perform an error check based on a CRC polynomial, which is interpreted as a mathematical function (See Fig. 1

Art Unit: 2113

and 2, and abstract). Higuchi finally teaches the CRC circuit being variable and thus can be rearranged to perform a second different CRC function (See abstract).

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1 and 5-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Higuchi in view of Erickson et al., U.S. Patent 5,598,424, hereinafter referred to as "Erickson et al".
- 7. Referring to claim 1, Higuchi teaches a CRC circuit for checking errors based on polynomials, interpreted as mathematical functions (See Fig. 1 and 2, and abstract). Higuchi discloses a circuit with an input stage that receives input data and feedback data (See Fig. 1 and 2). Also disclosed is a plurality of flip-flips, this is interpreted collectively as a register, to store data at input nodes and to selectively supply feedback to the input stage (See Fig. 1 and 2, and abstract). Higuchi teaches the circuit having selectors, also known as multiplexing circuitry, that for both routing the feedback to the data input and for connecting the error circuitry to perform variable CRC checks (See Fig. 1 and 2, and abstract).

Application/Control Number: 09/931,574

Art Unit: 2113

Higuchi also teaches the register being composed of flip-flops, this is interpreted as a plurality of delay elements, each being capable of holding one bit (See Fig. 1 and 2, and abstract). Higuchi discloses a first data input node and a selectable input node at every flip-flop of the register (See Fig. 1 and 2). Higuchi teaches the multiplexing circuitry arranged to selectively connect an incoming data signal from the input stage to said data input nodes of the register (See Fig. 1 and 2, and abstract).

Higuchi does not teach the multiplexing circuitry also inputting a zero signal to the data input node, however Higuchi does disclose the multiplexing circuitry selecting between output of the previous flip-flop and the input signal XORed with the output of the previous flip-flop. This arrangement provides the same result for the same purpose as the claimed arrangement. Erickson teaches error detection using polynomials. Erickson discloses multiplexing circuitry that selects between an input signal and a zero signal to be connected to the input signal of the register (See Fig. 6 and Col. 8, lines 54-60). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the multiplexing circuitry of Erickson in place of the multiplexing circuitry Higuchi. This would have been obvious to one of ordinary skill in the art at the time of the invention to do this because the two circuits are functional the same providing same result for the same purpose.

8. Referring to claims 5-7, Higuchi and Erickson discloses all the limitations (See rejection of claims 1-4) including the multiplexing circuitry having combinatorial logic for combining the incoming data with a feedback signal from the register. Higuchi teaches

Application/Control Number: 09/931,574 Page 5

Art Unit: 2113

the use of a XOR gate for combining the signals (See Fig. 1 and 2, and abstract). Higuchi teaches the combinatorial and multiplexing circuitry having two stages, one that controls the feedback to the initial data input and a second one that controls the input data going to the remainder of the flip-flops of the register (See Fig. 1 and 2, and abstract).

- 9. Referring to claim 8 Higuchi and Erickson teach all the limitations (See rejection of claim 7), including a multiplexor select signal that indicates the mathematical function to be used is being supplied to both stages. Higuchi teaches a decoder that has a select line to the multiplexors that is used to generate the CRC function (See Fig. 1 and 2, and abstract).
- 10. Referring to claims 9 and 11, Higuchi and Erickson teach all the limitations (See rejection of claim 1) including the circuitry have 1 to n stages, this is interpreted to include a 16-bit and 32-bit CRC generator polynomials (See Higuchi, Fig. 1 and paragraph 0009 on page 4 of translation).
- 11. Referring to claim 10, Higuchi and Erickson teach all the limitations (See rejection of claim 1) including transmitting data, this is interpreted as digital video data stream (See Higuchi, paragraph 0001 on page 2 of translation).

# Response to Arguments

Application/Control Number: 09/931,574

**Art Unit: 2113** 

- 12. Applicant's arguments filed 22 February 2005 have been fully considered but they are not persuasive. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).
- 13. The examiner also wishes to point out that claim 12 is an independent claim and not dependent from claim 1 as stated in the applicant's argument. In absence of any amendment or argument concerning claim 12, the previous rejection is maintained.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Manoskey whose telephone number is (571) 272-3648. The examiner can normally be reached on Mon.-Fri. (7:30am to 4pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JDM June 2, 2005

ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Koleth Beausohoff